ABSTRACT Among the emerging technologies and devices for highly scalable and low power memory architectures, memristors are considered as one of the most favorable alternatives for next generation memory technologies. They are attracting great attention recently, due to their many appealing characteristics such as non-volatility and compatibility with CMOS fabrication process. But beside all memristor advantages, their drawbacks including manufacturing process variability and limited read/write endurance, could risk their future utilization. This paper will evaluate the impact of reliability concerns in lifetime of memristive crossbars and will present the design basis of two proposed reconfiguration approaches in memristive crossbarbased memories, in order to extend the system lifetime by utilizing available resources in an intense way and without need of failure recovery. It is observed that the adaptive reconfiguring approach can improve the crossbar reliability and extend its lifetime up to 65 percent in comparison with non-adaptive reconfiguration strategy.
I. INTRODUCTION
Memristors are one of the promising devices to make the future nano-scale memories, which are currently under prototyping [1] . The memristor's discovery goes back to about 40 years ago, when the properties of nonlinear circuit theory were being investigated by Professor Leon Chua at University of California Berkeley [2] . Chua proposed the existence of a fourth element called the memory resistor by examining the relationships between charge and flux in resistors, capacitors, and inductors in a 1971.
In accordance with other circuit elements such as Capacitor relating charge Q with voltage Vðdq ¼ CdvÞ, Resistor relating voltage V with current Iðdv ¼ RdiÞ, and Inductor relating flux f with current Iðdf ¼ LdiÞ, the memristor relates the flux f with the charge q of the device ðdf ¼ MdqÞ. It also indicates that memristor presents a relationship between magnetic flux and charge similar to a resistor that gives between voltage and current.
Practically, memristor acts like a resistor whose value could vary according to the current passing through it, and which would remember that value even after the current disappears [3] . The memristor device structure is an oxide sandwiched between two electrodes that can switch between two resistance states, high resistance state (HRS) and low resistance state (LRS); therefore they can store data in the state of the resistance value.
They are compatible with the CMOS process flow and can be scaled smaller than today SRAM and flash technologies (<10 nm) [4] . New architectural paradigms such as crossbars have been proposed, which utilize the memristors for making highly dense memory structures [5] . Additionally, their nonvolatile characteristic solves today technology leakage power consumption problem, and all this along with their highspeed operation, makes them a promising memory technology [6] .
Memristors can be differentiated into various types based on their switching mechanism and constructing materials. For instance, one type is described by the phenomenological HP model [7] , whereas others by the physics-based models such as in [8] . In this paper we focus on the most frequent and important memristor types, the binary metal oxide resistive switching random access memory (RRAM) [9] . The main theory that describes the switching mechanism in this memristor type is based on conductive filamentary (CF) switching [10] . According to this mechanism, the electroforming process in fresh samples forms an initial filament, between top and bottom electrodes, without connecting them to each other. At this state, the device is at its high resistive state . Applying a positive voltage will extend and complete the filament, until it makes a conduction path between the two electrodes and putting the device in low resistive state , this is called the SET operation. In the RESET phase applying a negative voltage will rupture the filament and disconnect the conduction path, putting the device in HRS.
Memristive memories are usually organized in a matrix-like structure called crossbar architecture to construct a memory system, for density reasons. Regardless of the architecture and the cell structure, the desired memory performance depends on the reliable operation of the resistive device. However, significant reliability concerns exist in these devices such as process variability and endurance degradation, which both are mainly originated from nano-scale dimension mechanisms in the memristor devices [11] . They will affect the normal operation of memory cell because for instance, process variability could cause variation in the nominal high and low resistance values, or endurance degradation will impose dynamic variation to the resistance values due to aging mechanisms [12] . Having these reliability considerations, it becomes necessary to analytically model and estimate the lifetime of memristive devices in presence of process variability and endurance degradation and then to design new and innovative architectures to overcome these drawbacks [13] . At this point, one of the main interests for the researchers is to design reconfigurable crossbar-based memory architectures. Therefore, we have extended our work in [13] by proposing innovative reconfiguring approaches to extend the memristive crossbar-based memory lifetime, and also comparing their efficiency in terms of lifetime extension.
In view of this problem our paper is organized as follows: in Section II we first review the two key reliability concerns in memristors and their effect in the read cycle certainty of a memristive memory operation. Afterwards, in Section III we present the lifetime modeling of single memristor considering both process variability and endurance degradation by proposing an analytical model. Moreover, in Section IV we extend the model to statistically estimate a memristive crossbar based memory lifetime upto the first and second lifetime failure. Regarding the memristive crossbar based memory lifetime, in Section V we propose reconfiguration as an improving-reliability solution in redundant memristive crossbars. Furthermore, in Section V we compare these reconfiguring approaches in terms of lifetime extension, and the more efficient approach is recognized. Finally we conclude the paper in Section VI.
II. RELIABILITY CONCERNS IN MEMRISTORS (RRAM)
Although memristive devices seem to be promising candidates to be adequate for various areas of application such as in memories and neuromorphic chips [14] they still face challenges to be solved before becoming a mainstream element.
This work analyzes two of the main reliability concerns in the design of memristive memories, including process variability and endurance degradation.
A. PROCESS VARIABILITY
Memristive devices are affected by significant variations in their parametric characteristics, where statistical variation in their high and low resistance values could be a major barrier for reliable operation of this device. These statistical deviations can be categorized into two types: device-to-device and cycle-to-cycle variability, where the first one characterizes the uniformity inside a memory array and the latter characterizes the time-varying device stability [15] . In this work we have focused on the device-to-device variability because cycle-to-cycle variability is a matter of device material while device-to-device variation is due to imperfection in manufacturing process and its affect can be partially mitigated at circuit level; also it can be better modeled for lifetime calculations. Now then, considering the conductive filamentary switching mechanism in memristive devices, it is noted that an initial random electroforming process is needed to form a weak filament in device. This random manufacturing step could be a major source for the device-to-device variability, due to creating different size filaments and various channel size in each device [16] . It is reported in the literature that LRS variation is related to the variation of number and size of CFs [9] , while the HRS variation is because of deviations in CFs length. Therefore and because of the dependence of the tunneling current in the tunneling distance, generally HRS values have higher variations than the LRS ones [17] . For this, they are a bigger concern in reliability analysis scenarios. Furthermore, the variability is also affected by the operation parameters, such as voltage, pulse width and temperature [18] . Increasing the first two would reduce the resistance variation, while higher temperature would increase it. This device-to-device variability will cause read instabilities by reducing the read margin and deviations in write time and write energy. In this work, we will assume a normal distribution for both HRS and LRS values, with a defined mean and standard deviation value to analyze the impact of process variability.
B. ENDURANCE DEGRADATION
Another reliability concern in RRAM devices is the limited numbers of write cycles in the memory life, called endurance. This mechanism depends on different parameters, among others, the environment temperature and switching speed. It is worth noting that temperature and high voltage can accelerate the endurance degradation [9] . The endurance failure mechanism can be better clarified by a detailed analysis of the set and reset process in RRAM devices.
The SET process in RRAM devices is correlated with a soft breakdown of the resistive switching layer [9] . The oxygen ions (O 2- ) and oxygen vacancies (Vo) are generated by the electric field in the setting phase. Then, the O anode and the existing Vo constructs a conducting filament, and the resistance value switches from high to low. However, the recombination of O 2-and Vo will rupture the filament and cause a switch from low to high resistance, which is called the RESET process. Due to the degradation mechanisms, the distance between high and low resistance values cannot be kept as in the fresh device, and their values would get variations from their expected value. In the literature three types of endurance failure are reported [19] . The first one (Fig 1.I) is related with the HRS value shrinks in contrast to the LRS value that increase, due to the oxidation at electrode interfaces (generally anode-electrode) during the process or forming step. The second failure type considers the HRS degradation by decreasing its value because of extra Vo. These extra Vo can make the filament stronger, and therefore it would be more difficult for the RESET voltage to rupture the filament. Finally, the third wearout mechanism also impacts the HRS values, according to lack of O 2-to recombine with Vo. This could be due to consumption of O 2-stored in the electrode layer, where the restored O 2-during SET cannot be equal to consumed O 2-during the RESET phase. Fig. 1 shows these three endurance failure mechanisms.
Moreover, it has been recently shown that another major source of endurance failure is because of breakdown during the reset operation of bipolar switching RRAM [20] . In this case, adding a second transistor in series with the RRAM device to limit the maximum current during the negative reset can extend the endurance [20] . Also, note that, by optimizing the set and reset voltages, the endurance degradation can be postponed, and the number of cycles can get extended in a few orders of magnitude as reported in [21] . Nevertheless, the degraded device cannot recover unlimited number of times because the O 2-would be consumed during the device operation, and the conductive filament cannot be successfully ruptured by Vo and O 2-recombination.
In the following sections of this work, endurance degradation type I is chosen for modeling, as it is observed in many experimental results, where also the possible limited recovery in resistive switching devices is not considered in our work.
C. IMPACT OF RELIABILITY CONCERNS IN MEMRISTIVE MEMORIES
Process variability and endurance degradation will impact the robust operation of the memory array. For instance, there are different mechanisms to read the stored values in memristive cells. These techniques are based on measuring the memristor state in form of current or voltage and comparing it with a reference value [22] , [23] . Depending whether the memristor is in LRS or HRS state, the current/ voltage would differ and a '0' or '1' would be read from the cell. Now, let's consider two normal distributions of LRS and HRS resistance random values from experimental results in memristive memories to analyze the reliability of a memristive cell in a read operation. Moreover, we define a variable as Pe, which determines the likelihood of an incorrect read in the memristive memory cell with respect to a reference resistance value (Rref). The Pe graph is plotted while considering a reference point in resistance value (in which below Rref it is expected to be in LRS state and higher than Rref the HRS state is anticipated) and sweep it along the two distributions corresponding to LRS and HRS. Therefore, we characterized the resistance values with obtained numbers from experimental results in the literature [12] : mðLRSÞ ¼ 1KV; mðHRSÞ ¼ 100KV and sðLRSÞ ¼ sðHRSÞ ¼ 20% of the mean value, corresponding to their mean and standard deviation values. Fig. 2a shows the two truncated LRS and HRS probability distributions of fresh devices between -3s to þ3s with these new values. Then the Pe graph is plotted while sweeping the reference resistance value along the two LRS and HRS distributions and considering different ratios between their mean values. It is observed that as the m(HRS) and m(LRS) values get closer to each other (getting their ratio smaller, caused by degradation), the Pe in the read operation of a memristive cell becomes higher. Therefore, Fig. 2b points out the relevance of considering the simultaneous impact of variability and endurance degradation for robust and reliable memristive memory design. Now then, after analyzing the reliability in memory operation, let's consider the impact of variability and endurance degradation in the lifetime of a single and set of memristors.
III. MEMRISTIVE LIFETIME MODELING
In Section II, it was shown how the device-to-device process variability in resistance states of memristive devices could be considered as two independent normal distributions. Then, three different endurance failure behaviors were introduced; therefore this section will consider the first type as the most FIGURE 1. Performance of the three types of endurance failure in memristive devices [19] . Type I has been stated as our baseline type. VOLUME 6, NO. 2, APRIL-JUNE 2018 209 significant in memristive device lifetime, because it can reduce the device lifetime significantly. The endurance failure mechanism can be modeled with a linear degradation of HRS and LRS toward each other as is shown in Fig. 3 . Note that there is variation at the origin due to the process variability.
So then, the memristor lifetime (t, a random variable) is evaluated by assuming a linear approximation for the degradation slopes of LRS and HRS with the number of cycles following the concept shown in Fig. 3 . The values for these slopes ðSlopeHRS ¼ 0:097; SlopeLRS ¼ 0:001Þ, as well as HRS(0) and LRS(0) (which are the initial resistance values at cycle zero just after the forming step and ready to use) are all taken from experimental measurements [12] , [19] . Then by defining the point of failure for a memristor as the point where the HRSðtÞ=LRSðtÞ ratio becomes equal to a given K value (as shown in Fig. 3 ), the point of failure is derived as in (1):
Solving (1) would result in obtaining the memristor lifetime expression, measured in number of endurance cycles (2) .
where a and b are coefficients that depend only on the degradation slopes (slopeHRS and slopeLRS) and the selected K parameter as in (3) and (4).
Next, from the principle of sum of normal distributions, the mean and variance values for the t variable are calculated as in (5) and (6):
So, under the selected numerical assumptions from experimental results (for instance mðLRS 0 Þ ¼ 1KV; mðHRS 0 Þ ¼ 100KV; sðLRS 0 Þ ¼ sðHRS 0 Þ ¼ 20% of m, and taking now K¼5 [12] ), the lifetime of a single memristor (starting from cycle zero) follows a normal distribution, as its Probability Density Function (PDF) is shown in Fig. 4 . It presents that considering the above conditions in presence of process variability and endurance degradation a single memristor has an average lifetime equal to 1 million cycles with a standard deviation equal to 80,000 cycles.
IV. CROSSBAR LIFETIME ANALYSIS
In this section the objective is to analytically obtain the probability distribution of the cycles number up to the first and second failure, when a multiple-component crossbar matrix with n memristors is considered. 
A. LIFETIME UP TO THE FIRST FAILURE
The initial step is focused to find the probability distribution of the number of cycles for the memristor (ith) of the crossbar, which first reaches the critical ratio of K, considering process variability and independent variables for each memristor of the matrix. This can be calculated as the probability distribution of the minimum value of the individual independent random variables (t i ) in each cell and for the complete n-component crossbar. Assuming a set of t i values with a normal distribution, where 1 i n, the goal is to calculate the probability density function (PDF) of the random variable g, where g ¼ Minðt 1 ; t 2 . . . :t n Þ. This concept means that given n random variables of t, then the probability pðminðt 1 ; t 2 . . . :t n Þ gÞ implies that at least one t must be smaller than g. The probability that at least one t must be smaller than g is equivalent to one minus the probability that all t i are greater than g. Regarding this the Cumulative Distribution Function (CDF) of g is found as in (7):
where CDF of random variable t (considering normal distribution) is defined as (8): From (7) and (8) the PDF(g) can be calculated as in the following (9) and (10): 
Considering similar numerical assumptions from the previous section, Fig. 5 shows the probability distribution of the crossbar lifetime up to the first failure (PDF(g)) together with the PDF(t) to be compared. Here, n is considered to be n¼16 as a matter of example. Moreover, Fig. 5 points-out the crossbar lifetime is smaller than a single memristor's lifetime, and shows a quasi-gaussian distribution. Note that, the mean and standard deviation of the g are calculated by numerical calculations verifying the analytical result.
The correctness of the PDF(g) obtained and shown in the previous section is verified with performing 10,000 Monte-Carlo simulations. In each experiment we generate n random numbers ðt 1 ; t 2 . . . :t n Þ, samples of a normal distribution with a known m(t) and s(t) , each one representing the lifetime of a single memristor and then the minimum value among them is found. As shown in Fig. 6 the PDF(g) from the Monte Carlo analysis perfectly matches with our analytic approach. It demonstrates that the crossbar has an average lifetime equal to 860,000 cycles with a standard deviation equal to 43,000 cycles.
B. LIFETIME UP TO THE SECOND FAILURE
In the following the probability distribution of cycles up to the second failure would be calculated. By having the number of cycles at the beginning (t) and at the point of first failure (g), another random variable (h) is defined, which is FIGURE 4. The PDF(t) for fresh memristors, the mean value for number of endurance cycles in this normal distribution of t is 1e6 and sigma is 80000 in terms of endurance cycles.
FIGURE 5. The t (fresh memristor lifetime) and g (crossbar lifetime up to first fail) probability distributions. related with the lifetime at cycle zero minus the time of the first failure as in (11):
Then, (12) presents the mean value for the h and (13) presents the standard deviation. Note that since t and g are not independent, random variables the s(h) is calculated by considering the correlation factor (r) as in (14):
Next, obtaining the crossbar lifetime up to the second failure follows the same mathematical principle explained in previous section and is similar to the first failure study. Regarding this the PDF(y) is found as in (15) , when y ¼ Minðh 1 ; h 2 . . . :h nÀ1 Þ. It is now n-1 memristive devices because one memristor is not considered after the first fail. 
In this sense, Fig. 7a shows the probability distribution of lifetime for a crossbar up to the second failure (i.e., number of cycles for the interval between first and second fail). This lifetime distribution is also verified by using Monte-Carlo simulation in Fig. 7b .
The results of crossbar lifetime analysis in Fig. 5 and Fig. 7 demonstrate that the memristive crossbar lifetime is highly reduced for posterior fails after the first and mainly second failure. These analyses show that the crossbar lifetime will be reduced significantly after the first failure and the subsequent failures will be much closer (in number of cycles) to their previous ones. This implies the need to establish efficient reconfiguration mechanisms to achieve reliable memristive crossbar applications. In this sense, next section introduces two reconfiguration approaches to extend the crossbar lifetime.
V. NON-ADAPTIVE AND ADAPTIVE RECONFIGURATION IN MEMRISTIVE CROSSBAR
The reconfiguration techniques are used to extend the system lifetime in crossbar memories [24] . The state of the art techniques are based on conventional repair techniques, such as row/ column replacement of faulty one with a spare one [25] . In fact, these are approaches, in which the use of spare units is limited only to the time that a fail occurs. Another novel approach can be based on the utilization of spare and operational units together with the highest simultaneity, through advanced reconfiguration techniques [26] . This technique presents a relevant enhancement of the system performance, in relation to the results observed on previous sections, and for this improvement we have chosen it as a baseline configuration. Therefore, in this section two types of reconfiguring techniques named as non-adaptive and adaptive reconfiguring approaches are presented and described.
A. NON-ADAPTIVE RECONFIGURATION
Let's assume a memristive crossbar of size NÂN, where only mÂm units are in active mode to perform a given function. Both NÂN and mÂm crossbars are square sized and united (squared shape). In this non-adaptive reconfiguring approach it is considered that the reconfiguration mechanism skips the whole original mÂm crossbar, even with most healthy memristors once a memristor in the original mÂm reaches its lifetime limit. So then, every time a near-failing device is detected the operational mÂm skips to the next mÂm crossbar (see Fig. 8 ). In this technique the memristive crossbar lifetime would be solely extended if as many mÂm unique crossbar structures can be allocated, inside the NÂN crossbar. This means that when an mÂm crossbar reaches the end of its lifetime, the whole mÂm structure shifts inside the NÂN crossbar. We consider an operative matrix ends its life when a memristor of the matrix reaches the end of its lifetime. Consequently, the lifetime extension is in proportion of number of mÂm crossbars blocks that can fit inside the NÂN. If N is equal to a times of m (N¼ a x m) then a 2 times unique mÂm crossbars can be allocated inside an NÂN crossbar and the lifetime extension would be equal to a 2 times of a single mÂm crossbar lifetime. The non-adaptive technique can extend the crossbar lifetime by getting benefit from high redundancy inside a crossbar. However, the mÂm lifetime in each sector arrangement is limited to the weakest unit in that structure, and this limits the efficient utilization of the resources both in the local mÂm and global NÂN crossbar. Therefore, in order to optimize the lifetime extension to its maximum level it is needed to use another reconfiguring approach (adaptive reconfiguring), which can perform the shifts more intelligently. This technique is based on a dynamic redundancy allocation strategy that this work proposes in the next section.
B. STRUCTURED ADAPTIVE RECONFIGURATION
This technique provides the possibility to use the crossbar resources more uniformly by a more balanced approach, in order to extend its lifetime efficiently. In this approach, the mÂm structure can shift inside the NÂN crossbar, but this time, the shift would be only a given number of columns depending on the column where the weakest unit is located. So then, in this strategy the skip is not fixed, but sensitive to the location of the near-failing device (see Figure 9 ). Note that in the previous approach the shifting step was the whole mÂm frame in comparison with now that the new mÂm structure can have some nodes in common with the previous mÂm structure. For example, if we assume that NÂN¼ 16Â16 and mÂm¼4Â4 is allocated in the top left corner of NÂN crossbar, if there is a weak unit (i.e., unit with the lowest endurance, or with the HRS/LRS value closer to K) in column 3 of mÂm crossbar which is reaching its lifetime limit, then the mÂm crossbar will only shift 3 columns to the right and still utilize one column of the previous mÂm structure, what involves a benefit in a more optimum use of the system resources.
There could be different strategies for dynamic shift of mÂm inside NÂN crossbar. For instance, the mÂm shift can be in the x-axis or y-axis or even in diagonal direction. In addition, the first mapping of the mÂm inside NÂN can be in different locations such as in the center or in the left/right corner and this would influence the shifting strategy. This work assumes that the first region for mÂm mapping is in the left corner of NÂN crossbar, and the mÂm shifts with respect to the position of the weakest element in the x-axis direction (canonical strategy). When the mÂm matrix reaches to the right corner of NÂN where it cannot be shifted by maintaining its original size anymore, the mÂm crossbar would jump to the first left corner of the NÂN crossbar (a complete shift of mÂm structure in y-axis direction). In the next phases, the shifting would be similar until most of resources in NÂN crossbar are utilized. Fig. 9 describes this procedure for an example (m¼4 and N¼16).
In order to estimate the crossbar lifetime in the adaptive reconfiguration approach, first, we determine the expected number of shifts that an mÂm crossbar can make inside an NÂN crossbar. Each shifting step can vary from 1 to m depending on the place of weakest element inside mÂm. By solving this problem and knowing the total crossbar lifetime with adaptive reconfiguration an approximation of average lifetime at each mÂm shift inside the NÂN crossbar can be obtained. If T¼Total crossbar lifetime, t 1 ¼ m Â m lifetime at first configuration, t j ¼ average lifetime of mÂm at each shift, and E¼expected number of mÂm shifts inside NÂN, then the total lifetime of mÂm in NÂN crossbar can be written as (16):
1) DETERMINATION OF THE NUMBER OF SHIFTS
The expected number of mÂm shifts in NÂN can be solved by using different approaches, while considering two different assumptions. The first assumption is based on the fact that each shift-length has an equal probability, as it can be a random number between 1 to m from uniform distribution and its probability is equal to 1/m. Considering this, the problem is solved mathematically and also by Monte-Carlo simulations, in following sections.
Finding the number of shifts in uniform assumption using Analytic and Monte-Carlo Approaches:
The expected number of shifts can be analytically solved by applying the mathematics in [27] to our case. In this sense, the number of shifts in generalized form can be derived when i¼0 in the (17): This means that from first until the last valid shift it would take 17 steps that the mÂm structure can shift inside one NÂN row block.
In order to verify the mathematical results we have used Monte-Carlo simulations, as this method can also give us the deviations from calculated numbers. To do so, repeatedly random numbers (representing the possible shifts) are generated between 1 and m from the uniform distribution, and summed up them together. Once the sum of generated random numbers equals or overflows the value N, the number of random generations is the expected value for possible shifts of mÂm inside a row block of NÂN. This procedure is repeated 10,000 times, and at the end the average of required shifts for a corresponding m and N is calculated. In this sense, Fig. 11 presents the corresponding result for the Monte-Carlo simulation, when the average number of shifts and the corresponding standard deviation is depicted; and the previous mathematical results are verified.
Note that the deviation bars in the Fig. 11 show the possible variation from nominal value, therefore it can be concluded that the number of shifts do not have big deviations (<15 percent).
Finding the number of shifts in non-uniform assumption using Semi-Analytic Approach:
Now, the second assumption is based on the fact that each shift does not have an equal probability. For instance, because of variability or endurance degradation (each shift can be a random number between 1 to m and its probability now, is not equal to 1/m and can be a random number between 0 and 1). In this context, the problem can be solved by a semi-analytic approach. By performing mathematical analysis now in the semi-analytic approach the (17) can be written as (18):
where i ranges from N-1 to 0 and E(0) gives the average number of required shifts. The r 1 to r N-1 are random numbers between 0 and 1. These random numbers are created as follows: 1. 1-Create m random numbers that sum up 1 2. 2-Repeat step 1 a times, where a ¼N/m and make a set of random numbers (r 1 to r N ) 3. 3-Use N-1 terms of the above set (r 1 to r N-1 ) for the calculation in (13) Next, E(0) is evaluated mathematically from (18) and the above process (steps 1-3) is repeated 10,000 times, each time with a different set of random portions ðr 1 À r 2 ; . . . ; r NÀ1 Þ. At the end all E(0) values are averaged from each iteration and the expected number of shifts in this scenario is obtained. Fig. 12 depicts the expected number of shifts in the semi-analytic approach and compares it with the analytic approach.
It is observed that the analytic approach would give the upper bound for the average number of shifts which means the optimistic number for the possible shifts a mÂm structure can have inside a NÂN crossbar. As an example if m Â m ¼ 4 Â 4 and NÂN¼40Â40, then the average number FIGURE 10 . Average number of shifts in analytic approach, for mÂm¼4Â4, 8Â8, 16Â16 and NÂN ranging from 8Â8 to 160Â160. FIGURE 11 . Average number of shifts in Monte-Carlo, for mÂm¼4Â4, 8Â8, 16Â16 and NÂN ranging from 8Â8 to 160Â160. FIGURE 12. Average number of shifts in semi-analytic and analytic, for mÂm¼4Â4, 8Â8, 16Â16 and NÂN ranging from 8Â8 to 160Â160.
214 VOLUME 6, NO. 2, APRIL-JUNE 2018 of shifts for mÂm in one row block of NÂN would be equal to 13 in the semi-analytic approach while in the analytic approach the number of shifts is equal to 17. Therefore, the semi-analytic is an approximation of the number of shifts that an mÂm structure can make inside an NÂN crossbar in presence of possible variations. Thus, to find approximations of the average mÂm lifetime in the crossbar for each shift, we have first computed the total mÂm lifetime by MonteCarlo simulation and then divided its value to the number of shifts. Table 1 presents the results for such calculation in different realizations of mÂm structure. It is observed that, as the mÂm structure gets bigger the lifetime average per shift gets smaller (because while the total lifetime does not change, the larger number of shifts for bigger mÂm structures results in decrease of the average lifetime per shift (in cycles)).
C. NON-STRUCTURED ADAPTIVE RECONFIGURATION
The two reconfiguration strategies in the previous sections consider that the mÂm structure inside the NÂN crossbar should be a united and square shaped structure. However, assuming the possibility that the mÂm does not need to be squared and united can give an upper bound of the lifetime extension by using reconfiguration strategy. For this presumption, the crossbar lifetime is evaluated in such a way that at each time m 2 numbers of memristors are operational. In this strategy when one memristor fails the system can replace that failed memristor in any possible structure. Fig. 13 shows an example for the non-structured adaptive reconfiguration in a memristive crossbar memory. The squared mÂm structure (red one) is the starting operational unit; and when a memristor gets weak due to endurance degradation the structure can adapt itself to an irregular structure with m 2 devices (such as the blue one).
D. COMPARISON BETWEEN NON-ADAPTIVE RECONFIGURATION AND ADAPTIVE RECONFIGURATION
In order to find the crossbar lifetime extension of an mÂm matrix inside an NÂN crossbar, by using the structured adaptive technique, a Monte-Carlo approach (10,000 iterations) is utilized and the results are analyzed with Matlab. So then, the analysis steps are as follows: 1. Generate a memristive crossbar size¼NÂN with fresh endurance values and random process parameters (obtained before, mðtÞ ¼ 10e5 and sðtÞ ¼ 1e5; 2e5; 3e5; 4e5Þ. 2. Allocate the first mÂm structure in the left corner of the crossbar.
3. Find the location and the value (number of cycles) of minimum endurance value (weakest memristor) in the mÂm structure. 4. Shift the mÂm structure toward right in accordance with the location of the weakest element (i.e., minimum endurance) and update the endurance values inside the crossbar regarding the previous aging step. 5 . Pursue shifting the mÂm structure in the NÂN crossbar until the translocation procedure is valid. After each shift update the crossbar endurance values according to endurance degradation in previous steps. 6. Total crossbar lifetime (maximum endurance for mÂm inside NÂN) in the adaptive approach is equal to sum of endurance values in each shift. To obtain the crossbar lifetime in the non-adaptive approach the crossbar in step 1 is used and possible number of mÂm structures is allocated inside it. Then, the crossbar lifetime in the non-adaptive approach would be equal to the sum of minimum endurance values in each mÂm structure. Moreover, comparing the lifetime of the non-structured adaptive reconfiguration utilizing the crossbar generated in step 1, with the non-adaptive technique, will give the upper bound for the possible lifetime extension. Inspecting Fig. 14 , we conclude that:
The adaptive reconfiguring approach can extend the crossbar lifetime better than the non-adaptive approach. As the number of N (global matrix) increases, the benefit of our adaptive approach enlarges. Higher values of standard deviation lead to larger lifetime extension.
As the mÂm matrix gets bigger (more freedom as a consequence of dynamic shift, in contrast to the non-adaptive one) the lifetime extension has also increased. Note that here again the deviation bars show the alteration from calculated average number and the figures demonstrate that the deviations in lifetime improvement are not big.
Next, Fig. 15 shows the lifetime extension when utilizing the non-structured adaptive reconfiguration inside the memristive crossbar. The lifetime extensions are obtained considering different mÂm and standard deviation variations (std) for the numbers of endurance among memristive elements. As expected this approach can extend the lifetime much more than the non-adaptive scenario, specifically when the value of standard deviation is big.
The differences between the non-adaptive versus thestructured adaptive reconfiguration approach are also shown through a 3D bar graph example regarding the better resource usage of the adaptive proposal. In this sense, Fig. 16a depicts one row block of NÂN crossbar with fresh endurance (nonused) values as bars. Note that, there is some variation in fresh endurance values, because of process variability. Next, Fig. 16b presents the crossbar state at the end of its lifetime after the consequent endurance degradation, when non-adaptive reconfiguration is used. Finally, Fig 16c shows the results after the use of structured adaptive strategy. It is observed that in contrast to the non-adaptive approach, the last proposal depicts that resources are used more efficiently, as their endurance value is more close to the end (fewer memristors with remaining endurance), i.e., system resources are better managed. This is due to the fact that in this technique the shifting step adapts itself to its weakest unit. In this example, m Â m ¼ 4 Â 4 and N Â N ¼ 20 Â 20ðmðtÞ ¼ 10e5 and sðtÞ ¼ 2e5Þ is considered.
These results show the benefits (more balanced system aging and bigger lifetime increase) of our adaptive approach in front of the non-adaptive one. They also verify the lifetime extension results previously observed in Fig. 14 , and signify the utilization of an adaptive approach in memristive crossbars by considering device variability and endurance degradation.
Moreover to better evaluate the efficiency of structured adaptive approach in front of the non-adaptive one, a parameter is defined as Resource Usage Factor (RUF) as in (19) :
ðLifetime in remaining devicesÞ total lifetime at time 0 : Then, a Monte-carlo simulation with 10,000 iterations has been performed with similar parameters to the previous example, (m Â m ¼ 4 Â 4 and NÂN¼20Â20 ðmðtÞ ¼ 10e5 and sðtÞ ¼ 2e5ÞÞ to obtain the RUF factor in each case. The results show the range of RUF ¼ 30-40 percent for non-adaptive reconfiguring approach and RUF ¼ 50-60 percent for the structured adaptive one, expressing the benefits of adaptive shifting technique in memristive crossbar memories.
VI. CONCLUSIONS
This paper has analyzed the lifetime of single memristive and crossbars arrays by proposing an analytical model of endurance degradation including process variation. Regarding this, the lifetime of a memristive device is estimated in terms of endurance cycles. For instance it was obtained that the lifetime of memristive device can be 10 6 endurance cycles with a standard deviation of 80,000 cycles. Next, a statistical approach has been presented to predict analytically the lifetime of crossbar up to the first (8.6e5 endurance cycles) and second failure (1.4e5), these results have been verified with a Monte-Carlo approach.
Then it can be observed that the lifetime limitation of a crossbar array is affected significantly by process variation and endurance degradation. To enlarge endurance cycles in memristive crossbar based memories advanced reconfiguring approaches were applied, named as non-adaptive and adaptive reconfiguring methodologies. It was shown that the structured adaptive approach can extend the crossbar lifetime significantly and utilize the resources more efficiently and for instance up to 65 percent lifetime extension in comparison with non-adaptive approach in different realizations of mÂm and NÂN. Similarly, the non-structured adaptive reconfiguration could extend the crossbar lifetime up to 18 times being an upper bound for the lifetime extension in these advanced adaptive reconfiguring approaches.
